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Abstract
For high voltages converters stacks ofIGBTs can be used if the static and dynamic voltage sharing among
the IGBTs can be applied. dVcE/dt should also be controlled in order not to damage insulation material.
This paper describes theory and measurements ofan active gate driver for stacking IGBTs. For the
measurements two series connected standard IGBTs made for hard switching applications are used.
Problems are shown and proposals for improvements are given.
Introduction
When using IGBTs in converters the blocking capability is limited to about 6kV. For high power
converters in the utlity systems such as ASVC (Advanced Static Var Compensators), UPFC (Unified
Power Flow Control) and HVYC (High Voltage Direct Current transmission) a higher blocking voltage is
necessary. The high voltage blocling capability is needed in order to avoid transformers and to transmit
high power without a very high current. Instead of a single IGBT a stack (series connection) can be used
[1]. To do this a good control of the static voltage across the Collector-Emitter terminals of the IGBT
(Insulated Gate Bipolar Transistor) UcE and the dynamic voltage duc/dt must be carried out. For this
control passive balancing [2] or an active system [3] can be used. For this use an analogue active gate
driver has been constructed with an intenal reference generation of the voltage UcE across the single
IGBT. The functionality ofthe gate driver is described together with the use of active voltage clamp. Also
delay problems are described and solutions are shown. Finally, the gate driver is tested in the laboratory in
a stack oftwo IGBTs and the results for turn-on and turn-off ofthe IGBTs are shown together with the
active clamping. The goal of this work is to control a stack of standard IGBTs.
The requirement for an IGBT stack
The laboratory setup with the IGBT stack, the load R-L and freewheeling diode DF is shown in Fig. 1. The
gate driver is described in Fig. 2.
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Fig. 1: The laboratory setup UDC= 400V ILOAD = 30A
When switching between on and offthe single IGBTs is in the active area of operation characterized by a
voltage UCE controlled current generator Ic (2). It is also surrounded by three capacitors internal in the
semiconductor CCL, CGE and CCc where CCG changes its value depending on the voltage Ucc. At the test
bench a capacitor Cp = IOnF in series with a damping resistor Rp = 18n is placed in parallel with the
Collector-Gate terminals in order to avoid oscillations when UGE = UCG. Rp is a damping resistor. This
capacitor Cp contributes to the switching loss and should be reduced in future work.
In the stationary turn on (The IGBT conduct current) there is no problem with voltage sharing while the
gate voltage UGE is given as high voltage as possible and only the saturation voltage UCE,SI, is seen across
the IGBTs.
In the stationary turn off (The IGBT does not conduct load current) the possibility of different cut-off
currents ICLS in the two IGBTs have to be taken into account while these currents can charge or recharge
the capacitors Ccr and CCG and hereby the IGBTs do not share the voltage equally after some time. In this
situation the gate driver works as an active voltage clamp circuit. When UCE reaches the maximum value
the gate driver keeps the UCE at that level.
The dynamic tum on process is a commutation of the load current from the free whiling diode to the IGBT
and then a discharging of the capacitors (1) CCE and Cc0 done by the internal current generator.
cduC
dt (1)
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First, the IGBT takes over the load current from the free wheeling diode IDF and the current ICCE that is
needed to have the right ducEjdt across the IGBT.
The dynamic turn off is a charging ofthe capacitors CcL and CcG with the right current (1). The IGBT
turns off some of the load current and the rest of the current charges the capacitors. This means that there
is lower limit of the load current and the duCE/dt according to (1).
The functionality of the gate driver
The block diagram ofthe gate driver is seen in Fig. 2.
I
Fig. 2: The block diagram of the gate driver
P is a galvanic insulated (Current transformer) power supply for the gate driver supplied by an AC current
I [4]. S is a state signal for on offthe IGBT supplied by a fiber-optic cable. Ref is the voltage reference
generator described below. G is a proportional gain and A is an analog power amplifier for setting the
voltage across COE and hereby controls the current in the IGBT by (2) and then the voltage slope by (1).
IC -(UGE -UT4) GFS (2)
The basic reference voltage is seen in Fig. 3.
t
Fig. 3: Reference voltage
The du/dt0,ff is a trade-off between small losses and load current together with the bandwidth of the control
system. The reference off voltage should be a little higher than the expected maximum voltage UcE ofthe
IGBT in order to ensure a negative gate voltage UciL at the IGBT. The reference off voltage must not be
too high because it has to act as an active clamp voltage for a long turn offperiod ifthe leakages currents
in the IGBTs are different Also at the turn on period a high Gate Emitter UGE should be used in order to
have a low saturation voltage UcG across the IGBT. This can be done ifthe reference is made negative in
this period. These changes together with the state signal S is shown in Fig. 4 with the thin line as the
reference and the tick line as the Uce.
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Fig. 4: State signal S together with the delays and reference signal.
Some delays are seen in the system. When the state signal changes to the off it take some time 6off for the
reference to reach a negative value close to 0 where (after passing G and A Fig. 2) the gate voltage is in
the active area for the IGBT. Also at the turn on there is a small time delay t., before the IGBT reaches
the active area. This delay includes commutation of the load current from the diode DF to the IGBT.
Delay problem at turn on and turn off
A solution to the delay problem is shown in Fig. 5.
S
6off
Fig. 5: Reference signal with reduction of delay
At turn off the reference signal is given a step to a negative value close to zero. Then only a small delay is
needed to change the gate voltage. Also a step in the tum on could be given but is not used here while the
delay is small. A step at turn on can disturb the control system if the active clamp facility is in use.
Laboratory measurements of non-symmetrical conditions
To show the function of the active clamp in the case ofnon-symmetry in the IGBTs' leakage currents a
resistor is placed parallel with CCE across IGBT2 in Fig. 1 in order to discharge the capacitors. The resistor
is used while the two leakage currents match each other very well.
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Fig. 6: Active clamping with non-symmetrical conditions
When the IGBTs are switched off UCE increases IC decreases to OA and the two IGBTs share the voltage
between them t = 5ps. The difference in leakage current caused by the resistor makes the voltage across
IGBT2 decrease (Green curve UC1) but due to the constant DC voltage across the stack ofIGBTs the
voltage across IGBT1 increases. When UCLI increases to above the reference off voltage the IGBT1 tuns
on with a small collector current IC to keep the U,e constant. This is seen in Fig. 6 to 150pS.
Measurements of turn off at non-symmetrical conditions
Fig. 7 shows the reaction ofthe control system when UCE passes the reference off voltage green curve URp
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Fig. 7: Control signals at turn off. UrGate voltage, URkReference voltage, UGrColiector Emitter
voltage
On the left of Fig. 7 the gate voltage reduces when the step in reference is made to 0.5p.S and after this the
gate voltage drive the IGBT in the active mode to control the duc/dt. When the maximum DC voltage
applies across the IGBTs the reference passes the UcL and the IGBT is turned completely offby the
negative gate signal voltage.
in the non-synmetrical case Fig. 7 right the Collector Emitter voltage UCE passes the reference to lOOIiS
and the gate turns on the IGBT so Ic matches the leakage current in the other IGBT and hereby the active
clamp is in fimction.
LOB 2005 - l2'ee.xlen Its
I I~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
-1-1
-f
51111( -
'P.VV
RA\SMUSSEN Torniv
-?Vr,
DEl 2005 L)i--;c11i ISBN :90-75815-08-5 I "f
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on January 22, 2010 at 07:19 from IEEE Xplore.  Restrictions apply. 
Acivc Gamc L)rivcr ULgcd for d/rW Control and acrivc vokagc claupiag ini au IGBT Stack
Measurements of turn on at non-symmetrical conditions
When the reference decreases UCLI follows the reference but IGBT2 is off while the voltage is below the
reference and Uc( increases until they share the voltage at the reference level and can then turn on Ic.
Subsequently, the two voltages decrease until they reach the saturated on voltage.
0 1 2 3 4 5 6 7 8F1S
Fig. 8: Turn on after non-symmetrical voltage sharing
There is some high frequency voltage oscillation showing that it is a low inductive construction. The peak
in the current comes from the reverse current in the diode.
Dynamic switching at symmetrical condition
Switch on of the IGBTs is seen in Fig. 9 under symmetrical condition where the leakage currents are equal
in the two IGBTs.
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Fig. 9: Turn on of the IGBTs
To 3.54tS the reference not shown in the figure starts decreasimg. As long as the collector current k1 is less
than the load current the total voltage UCEL+UCE2 across the IGBTs has to be constant while the free-
wheeling diode DF conducts load current see Fig. 1. In the interval 4.0uS to 4.3ptS the voltage is less than
2 times 200V because of the parasitic inductance from the DC power supply and between the IGBTs
(bonding wires) and the free whiling diode gives a voltage drop because of high dIc/dt in the current
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The difference in gain and delay in the two control systems gives the difference between UCF1 and UCE2 at
4.OuS. For a better track ofthe slope a D control is needed together with an improvement in the
references.
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Fig. 10: Turn off ofthe IGBTs
At turn off the two voltages match each other well. The voltage that overshoots around 12.5gS comes
from the dynamic voltage drop across the freewhiling diode when it starts to conduct current.
Discussion
To have equal conditions for the two IGBTs it is very important that the two reference signals are very
similar even when they are generated separately for each IGBT.
At tur on the gain in the two control units should match each other in order to have a smaller difference
between the UCE at the two IGBTs. This has been tried out but gives difficulties in the tun off process.
The switch loss for this case UcEmsx = 800,V Ic = 50A, fs = 15kHz, to + t,1= 5ps is with the used IGBT
SKM 100 GB 123D from SEMIKRON is
Ps,= I' ((-+- toy,)UcL-# IC = 1.5kW (3)
This shows that the frequency f and switching time t1-nt,ff should be reduced. If a better turn-on voltage
sharing is made the switching time could be reduced. A high slope ofUcE needs a high bandwidth ofthe
gate driver.
The results from an ongoing detailed study ofthe IGBT and improvement ofthe reference together with a
detailed circuit schematic are the subject for a future paper.
Conclusion
A gate driver for active voltage control including an active voltage clamp for stacking standard IGBTs is
described. Laboratory test ofan experimental setup has shown good results and pointed out where to
improve the gate driver system. It has been shown that standard IGBT can be used even though they are
made for hard switching application. The results of the switching are shown and discussed.
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